

SEMICONDUCTING DEVICES AND METHOD OF MAKING THEREOF

insal

The present application relates to a process for providing semiconducting devices, in particular transistors and solar cells and to the devices obtainable by such a process.

5 Semiconducting devices have a wide variety of applications. For example thin film transistors, TFTs incorporating amorphous silicon or polycrystalline silicon are employed as current switching devices in applications such as the active matrix of liquid crystal
10 displays.

A thin-film transistor 40 (figure 3) is in its most simple form a three-terminal device, i.e. it has three separate metal contacts.

An example of the TFT composition is as
15 follows: a flat wafer 42 made of highly doped crystalline silicon is thermally oxidized on one face. The oxide layer 44 is a non-conducting or insulating layer. Alternative materials, including but not limited to silicon nitride or silicon oxy-nitride, can also function
20 as the insulator. On the opposing face of the wafer a metal contact is applied, the gate contact 46. Then a semiconducting material, e.g. poly-crystalline silicon or silicon or hydrogenated amorphous silicon (α -Si:H), is applied to the side of the wafer where the insulator is
25 present 48. On top of this semiconducting layer 48 a second silicon layer 50, which contains dopant atoms such as phosphorus or boron, is applied. Then on top of this, two metal contacts for the source 52 and drain 54 are applied adjacent to each other with a set and fixed
30 distance between them. The highly conductive lastly applied silicon layer is removed from between the source and drain contacts, hence creating a semi-insulating path between these contacts.

When a voltage is applied to the gate contact a highly conductive sublayer is created in the semiconductor, parallel to and spatially adjacent to the interface of the insulator and semiconductor. This layer is called the channel of the TFT and is typically 50 Ångstrom to 200 Ångstrom thick. The effect of enhanced conductivity upon application of a voltage to the gate electrode is the field effect. When an electric field is present between the source and drain, current conduction through the TFT takes place from the source to the interface, then laterally along the interface if a voltage is applied to the gate, and out perpendicular to the said interface through the drain.

In thin-film transistors based on hydrogenated amorphous silicon, a shift to higher voltages at the onset of current conduction (the threshold voltage) is commonly observed upon prolonged application of a positive voltage to the gate terminal of the device. Also a deterioration of the subthreshold slope is observed. When a negative voltage is applied, a shift of the threshold voltage is also observed.

Conventional techniques for depositing a semiconducting layer onto a substrate include the so-called radiofrequency glow discharge technique at 13.56 MHz (a form of plasma enhanced chemical vapour deposition) and also at higher excitation frequencies in the range of 13.56 MHz to 150 MHz.

A problem of α -Si:H in electronic devices such as solar cells, diodes, and TFTs, is its metastable behavior upon application of a continuous voltage to one of the electrodes or to the gate electrode of TFTs and upon illumination with light.

For example in flat screen televisions comprising an active matrix, where the screens consist of a number of pixels, each pixel has a transistor which can be switched on and off to allow light to pass through, whereby the clarity of the image can be controlled. Transistors incorporating α -Si:H as the semiconducting

material exhibit an increase in gate threshold voltage to achieve the same current, sometimes after only a half hour.

Furthermore, light illumination of a solar cell 5 causes the creation of electronic defects which results in deterioration of the device performance.

These effects are reversible, for instance when the device is heated to about 150 °C, the original device characteristics can be re-obtained. However this heat 10 treatment is neither a practical nor economical solution for the many applications comprising these devices.

In thin film transistors incorporating an α -Si:H semiconducting layer, the creation of electronic defects is caused by a continuous voltage applied to the 15 gate contact. A shift in the gate voltage at the onset of current conduction, the so-called threshold voltage, is generally observed, even after only a few minutes of gate voltage application. This means that after several minutes of operation, a higher voltage is required to 20 turn on the transistor, which results in the unwanted effect of drift in the operational characteristics. This effect is illustrated in figures 4 and 7. In figure 4 the characteristics are shown for a TFT with the α -Si:H deposited at 50 MHz, in figure 7 those for a 13.56 MHz 25 TFT. The curves are for "as deposited", after 1.5 h stress, and after 2.5 h stress, respectively.

An object of the present invention is to provide improved semiconductor devices.

According to a first aspect the present 30 invention provides a process for providing a semiconducting device comprising the steps of:

- depositing a semiconducting layer onto a substrate by means of heating a gas to a predetermined, dissociation temperature so that the gas dissociates 35 whereby fractions thereof condense on the substrate to build up a semiconducting layer.

The inventors have found that depositing a semiconducting layer onto a substrate in this manner

yields a semiconducting device which exhibits substantially no shift in threshold voltage upon gate voltage application.

According to a further aspect of the present invention there is provided a device, in particular being a transistor, said device having a substantially consistent gate voltage and a saturation mobility μ , in the range of about 0.001 to about 100, for example about 0.001 to about 10 and most preferably from about 0.1 to 10 about 1.00 cm²/V.s..

According to yet another aspect of the present invention, there is provided a device comprising a substantially exclusive polycrystalline Si:H or a polycrystalline and amorphous Si:H layer, said device having a substantially consistent gate voltage and a saturation mobility lying in the range of about 0.001-1000, for example 0.001 to 500 cm²/V.s..

Although exhibiting a similar saturation mobility to TFT's according to the present invention, conventional TFT's still suffer from dramatically increasing threshold voltages during their working lives.

According to another aspect of the present invention, there is provided a semiconducting device obtainable according to the above process.

According to a further aspect of the present invention there is provided a vacuum chamber for carrying out the above process.

The present invention will be further elucidated by way of the following description, specific example and figures, wherein:

figure 1 shows a representation of a conventional method for depositing semiconducting layers;

figure 2 schematically shows a deposition chamber with the hot filament assembly according to the present invention;

figure 3 shows a schematic cross-section of a thin film transistor;

figures 4-7 show graphs of the shift in threshold voltage in time of thin film transistors obtained according to the known method; and

figure 8 shows a graph of the source drain current versus the gate voltage for a thin film transistor obtained according to the present invention.

α -Si:H based thin film transistors are usually currently made using the radiofrequency plasma enhanced chemical vapour deposition (PECVD) method, in the following way. Between two metallic plates 2, 4 (figure 1) separated typically by 1-5 cm, a silicon containing gas S is dissociated by an alternating electric field. The plates 2, 4 are enclosed in a vacuum vessel 6. The electric field is generated by a radiofrequency generator 8 and the voltage signal typically has a frequency in the range of about 13.56 million to 150 million Hz. The radiofrequency power usually is limited to ≤ 50 watts depending on the size of the substrate 10. On forming a semiconducting layer on the substrate 10, the silicon containing gas is guided into the vacuum vessel 6, and the radiofrequency is switched on. The substrate is heated to around 220°C, whereby the flow of the silicon containing gas is usually 30 standard cm³/minute (sccm) and wherein a pressure of 0.1 to 0.5 millibar exists in the vessel 6.

Figures 4-7 show standard drain current versus gate voltage shift for thin film transistors obtained according to this known method.

Key to figures 4-7

- -
 - ▲—
 - ◆—
 - ▼—
- drain current versus gate
voltage, measured at $t = 0$
after start of the gate voltage stress

-□-

-○-

-△-

-◇-

5 -▽-

drain current versus
gate voltage, at $t = 1\frac{1}{2}$ hours
after start of the gate voltage stress

—

drain current versus
gate voltage at $t = 2\frac{1}{2}$ hours
after start of the gate voltage stress

10

Substrate pretreatment and semiconducting film deposition
according to the present invention

A deposition chamber 24 (figure 2) according to
15 the present invention, comprises a gas inlet 25, two
filament wires 30, a displaceable shutter element 28, a
thermocouple 26, a heater 22 and a gas outlet 32
connected to a pump for pumping the gas out of the
chamber.

20 A substrate, for example a thermally oxidized
silicon wafer 20, can be arranged between the shutter and
the heating element.

The thermally oxidized wafer 20 (oxide
thickness is approximately 200 nanometer) is in the
25 proximity of a heater 22 in a vacuum vessel 24. The
heater 22 of the system is set to its process
temperature, typically in the range of 100°C to 600°C and
is connected to a thermocouple 26. A shutter 28
protecting the wafer 20 from contamination and from the
30 heat of a tungsten filament 30 remains spatially
inbetween the filament 30 and the wafer 20. When the
wafer has reached its process temperature, the tungsten
filament 30 is turned on by applying an AC or DC voltage
to its terminals. Typically, an AC voltage of 10-220 Volt
35 and a current in the range of 10 Ampere to 20 Ampere is
used, depending on, e.g., the length of the said
filament. The temperature of the filament then is in the
range of 1600°C to 2000°C. For at least 45 minutes the

whole system remains in this condition to stabilize the wafer temperature and the temperature of all other mechanical components in the vessel. Subsequently, hydrogen gas, H_2 , is admitted to the vacuum vessel 24, the shutter 20 is then removed from between the filament 30 and wafer 20, and the system remains in this situation for at least 1 minute, preferably 15 minutes. The H_2 is dissociated into hydrogen atoms. The shutter 20 is closed and the H_2 gas flow is turned off. Subsequently a silicon-carrying gas, preferably silane, or gas mixture is admitted to the vacuum vessel 24 through gas inlet 25. After re-opening the shutter 28, now through dissociation of the silicon-carrying gas along the hot filament the actual deposition takes place of the semiconducting material that forms the channel region of the TFT.

It was surprisingly found by the inventors that by periodically isolating the substrate by means of opening and closing the shutter, a TFT with a consistent gate voltage and a desired saturation mobility was obtained. An advantage of a good saturation mobility is that the electrons can transfer at a higher rate, to yield more responsive TFT's.

The range in which the main deposition parameters are set are typically the following. Wafer temperature between 200 and 600°C, silane gas flow between 20 standard cm^3 /minute and 150 standard cm^3 /minute, vessel pressure between 15 microbar and 500 microbar, and the temperature of the tungsten filament between 1600°C and 2000°C. Typically, it takes 2.5 minutes to form the α -Si:H layer.

Since the deposition temperature of the subsequent highly doped semiconducting layer is lower than that of the first semiconducting layer, the sample needs to cool down. The cooling of the sample is done with a continuous silane flow present through the vacuum vessel for about 15 minutes, with the filament turned off. The silane flow is used to prevent hydrogen atoms

from desorbing from the grown α -Si:H film during the cooling.

After reaching the appropriate temperature, but prior to the deposition of the highly doped semiconducting layer, H_2 gas is admitted to the vessel 24 and a plasma is created for at least 1 minute, but preferably for 3 minutes. In order to make this possible, the vessel 24 is equipped with a radio frequency electrode 31 and radio frequency generator 33 in addition to the hot-filament assembly. The purpose of this plasma treatment is to passivate the surface dangling bonds and subsurface defects that remain in the deposited film after the silane gas treatment during cool down. The treatment with a H_2 plasma results in a good-quality, low resistance, electrical contact between the just deposited semiconducting layer and the subsequently highly doped semiconducting layer. After this treatment the sample is transported in vacuum to another vacuum vessel with methods known to those skilled in the art. In this next vessel the highly doped semiconducting layer is formed with a conventional 13.56 MHz glow discharge (not shown).

Experimental

Example 1:

- 25 Parameter settings:
- filament temperature, 1750°C,
 - pressure, 20 microbar,
 - substrate temperature, 430°C,
 - gas flow, 90 standard cm³/minute.
- 30 The following procedure was followed:
- Sample loaded in the process chamber 17:00 p.m.
 - Filaments turned on (shutter closed): 9:30 a.m. next day
 - H_2 flow on, open shutter @ 10:15 a.m. for 15 minutes, close shutter
 - H_2 flow off, SiH_4 flow on @ 10:30 a.m., open shutter
 - SiH_4 flow on for 2 minutes and 30 seconds, close

shutter

- Then filaments turned off
- Then 15 minutes continuous 40 sccm SiH_4 flow
- SiH_4 turned off, 20 sccm H_2 flow turned on
- 5 - Then rf turned on for 3 minutes (H_2 plasma)
- Then chamber evacuated & sample transport to chamber for highly doped silicon deposition
- Then n^+ deposition for 11 minutes and 40 seconds
- Then sample taken out and put in Aluminum
- 10 evaporator
- With conventional techniques the aluminum source (S), and drain (D) contacts were made and through conventional etch procedures the n^+ was removed from in between S & D.

15 The TFT obtained according to this experimental data yielded the current vs potential difference graph of figure 8.

Various data recorded during the growth of these TFT layers is shown in table 1 below.

20

Table 1

TFT							
Run # P1251					Project: KNAW		
Date: 13-09-1996					Purpose: HW TFT		
5	Substrates: wafer no. 19					Cleaning: -	
Lamps [min]: 5					Operator: KW		
	Layer type		i'			n	
	MPZ#	4	4	4	4	3	
10	El. distance [mm]	30x40	30x40	30x40	~40	22	
Preheat		night +45min with wires on				Zero H55	
Prepressure [Torr]		6E-07				8E-09	
Deposition time		15'	2'30"	15'	3'	11'40"	
Est. thickness [nm]		-	250	-	-	50	
15	flow Silane		90	40		40	
flow Hydrogen		20			20		
flow Methane							
flow TMB							
flow Phosphine						11	
20	flow						
Pressure [microbar]		20	20	20	700	400	
Temperature (°C)		450	450	450->440	440	230 HT	
Generator used					RFA	RFA	
Power [W]					3	3	
25	Ref. power [W]				0.2	0.3	
Pot. position					1.00	1.01	
Frequency [MHz]					13.56	13.56	
Load					49	47	
Tune					12	12	
30	DC bias [V]				-16	-11	
Voltage [V]		16.5					
Current [A]		14	14	0			

The mobility in the TFT saturation regime was determined by measuring the source-drain current I_s while, at all items during the measurement, the source-drain voltage V_s was kept equal to the gate voltage V_g ($V_s = V_g$).
 5 Then I_s was approximated by

$$I_s = \frac{W}{2L} \mu_s C_i (V_g - V_t)^2$$

with W the channel width, L the channel length, μ_s the saturation mobility, C_i the gate insulator capacitance, and V_t the threshold voltage. The square-root of I_s was then plotted versus V_g . From the slope of a linear fit to the straight part of this curve it was calculated, before gate bias stress, that $\mu_s = 0.75 \pm 0.05 \text{ cm}^2/\text{V}\cdot\text{s}$ whereas the abscissa was equal to $V_t = 7.8 \pm 0.3 \text{ V}$. After +25V gate bias stress for 2.5 h the threshold voltage remained unchanged. The high value of μ_s indicated the high quality of this transistor.

Conventional state-of-the-art PECVD α -Si:H TFTs typically have $\mu_s = 0.4$ - $0.8 \text{ cm}^2/\text{V}\cdot\text{s}$ and a comparable V_t when SiO_2 is used as the gate dielectric. After similar gate bias stress conventional TFTs typically show a threshold voltage shift of +2 V or larger.

Polycrystalline silicon TFTs

Using the same preparation method of the substrate, hydrogenated polycrystalline silicon, poly-Si:H layers were made, by simply changing the deposition parameters. Multi-layer structures were also made in which the initial phase of the growth on the SiO_2 substrate was amorphous, which was then followed by formation of crystals with a preferred orientation perpendicular to the substrate's surface according to the present invention. Examples 2 and 3, below illustrate these.

Example 2

The following parameters were used to obtain poly-Si:H TFTs, with an amorphous incubation layer at the interface with the SiO_2 :

- 5 $T_{\text{wire}}=1900^\circ\text{C}$, $T_{\text{set}}=648^\circ\text{C}$ (resulting in a pre-deposition substrate temperature of 430°C), $\phi\text{SiH}_4=10$ sccm, $\phi\text{H}_2=150$ sccm, $p=100$ microbar.

For these TFTs a saturation mobility μ_s of 1.10 ± 0.03 $\text{cm}^2/\text{V}\cdot\text{s}$ was calculated and a threshold voltage V_t of 6.6 ± 0.3 V. Within the experimental error, no threshold voltage shift was observed after 65h of gate bias stress.

Example 3

- 15 The following parameters were used to obtain purely intrinsic poly-Si:H without an amorphous incubation layer:

$T_v=1830^\circ\text{C}$, $T_{\text{set}}=648^\circ\text{C}$ (resulting in a pre-deposition substrate temperature of 430°C), $\phi\text{SiH}_4=0.8$ sccm, $\phi\text{H}_2=150$ 20 sccm, $p=100$ microbar.

In TFTs which incorporate this material a saturation mobility μ_s between 2 and 100 $\text{cm}^2/\text{V}\cdot\text{s}$ can be obtained. Since the channel region has no amorphous nature, after gate bias stress a threshold voltage shift 25 is not to be expected.